Part Number Hot Search : 
MTZJ30B LIA12012 10A12 SR40200P BPC351 SKM75GB1 TC11CP NTE71
Product Description
Full Text Search
 

To Download A625308-L Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  a625308 series preliminary 32k x 8 bit cmos sram preliminary ( december , 2000, version 0. 2 ) amic technology, inc. document title 32k x 8 bit cmos sram revision history rev. no. history issue date remark 0.0 initial issue june 30, 1998 preliminary 0.1 erase 28 - pin dip package type may 21, 1999 0.2 erase 55ns part december 1, 2000
a625308 series preliminary 32k x 8 bit cmos sram preliminary ( december , 2000, version 0. 2 ) 1 amic technology, inc. features n external operating voltage: 4.5 v to 5.5v n access times: 70 ns (max.) n current: a625308 - l series: operating: 70ma (max.) standby: 100 m a (max.) a625308 - s series: operating: 70ma (max.) standby: 25 m a (max.) n full static operation, no clock or refreshing required n all inputs and o utputs are directly ttl compatible n common i/o using three - state output n data retention voltage: 2.0v (min.) n available in 28 - pin sop and tsop (forward and reverse type) packages general description the a625308 is a low operating current 262,144 - bit static random access memory organized as 32,768 words by 8 bits and operates on a single 5v power supply. inputs and three - state outputs are ttl compatible and allow for direct interfacing with common system bus structures. minimum standby power is drawn by this device when ce is at a high level, independent of the other input levels. data retention is guaranteed at a power supply voltage as low as 2.0v. pin configurations n sop n tsop a14 a12 a7 a6 a5 a4 a3 a2 a1 a0 i/o 0 i/o 1 i/o 2 gnd i/o 3 i/o 4 i/o 5 i/o 6 i/o 7 ce oe a11 a9 a8 a13 we vcc a10 a625308m 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 a625308v 1 9 28 20 a11 2 3 4 5 6 7 8 10 11 12 13 14 a9 a8 a13 a14 a12 a7 a6 a5 a4 a3 27 26 25 24 23 22 21 19 18 17 16 15 i/o 6 i/o 5 i/o 4 i/o 3 vss i/o 2 i/o 1 i/o 0 a0 a1 a2 a10 vcc i/o 7 oe we ce a625308r 1 9 28 20 a4 2 3 4 5 6 7 8 10 11 12 13 14 a5 a6 a7 vcc a13 a8 a9 a11 27 26 25 24 23 22 21 19 18 17 16 15 i/o 0 i/o 1 i/o 2 vss i/o 3 i/o 4 i/o 5 i/o 6 i/o 7 a10 a2 a14 a0 a3 a12 a1 we oe ce ~ ~ ~ ~ ~ ~ ~ ~
a625308 series preliminary ( december , 2000, version 0. 2 ) 2 amic technology , inc. block diagram row decoder 512 x 512 memory array column i/o column decoder input data circuit contorl circuit vcc gnd a10 a4 a0 ce oe we i/o 7 i/o 0 a14 a11 a9 a5 pin descriptions - sop pin no. symbol description 1 - 10, 21, 23 - 26 a0 - a14 address input 11 - 13, 15 - 19 i/o 0 - i/o 7 data inputs/outputs 14 gnd ground 20 ce chip enable 22 oe outpu t enable 27 we write enable 28 vcc power supply pin description - tsop pin no. symbol description 1 oe output enable 2 - 5, 8 - 17, 28 a0 - a14 address input 7 vcc power supply 6 we write enab le 18 - 20, 22 - 26 i/o 0 - i/o 7 data inputs/outputs 21 gnd ground 27 ce chip enable
a625308 series preliminary ( december , 2000, version 0. 2 ) 3 amic technology , inc. recommended dc operating conditions (t a = 0 c to + 70 c) symbol parameter min. typ. max. unit vcc supply voltage 4.5 5.0 5.5 v gnd ground 0 0 0 v v ih input high voltage 2.2 3.5 vcc + 0.3 v v il input low voltage - 0.3 0 +0.8 v absolute maximum ratings* vcc to gnd . . . . . . . . . . . . . . . . . . . . . - 0.5v to +7.0v in, in/out volt to gnd . . . . . . . . . - 0.5v to vcc + 0.5v operating tem perature, topr . . . . . . . . . . 0 c to +70 c storage temperature, tstg . . . . . . . . . - 55 c to +125 c power dissipation, p t . . . . . . . . . . . . . . . . . . . . . 0.7w soldering temp. & time . . . . . . . . . . . . . 260 c, 10 sec *comments stresses above those listed under "absolute maximum ratings" may cause permanent damage to the device. these are stress ratings only. functional operation of this device at these or any other conditions above those indicated in the operational sections o f this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability. dc electrical characteristics (t a = 0 c to + 70 c, vcc = 5.0v 10%, gnd = 0v) symbol parameter a625308 - 70l a625308 - 70s unit conditions min. max. min. max. ? i li ? input leakage current - 1 - 1 m a v in = gnd to vcc ? i lo ? output leakage current - 1 - 1 m a ce = v ih or oe = v ih or we = v ih v i/o = gnd to vcc i cc active power supply current - 15 - 15 ma ce = v il , i i/o = 0ma i cc1 dynamic operating current - 70 - 70 ma min. cycle, duty = 100% ce = v il , i i/o = 0ma i cc2 dynamic operating current - 15 - 15 ma ce = v il , v ih = vcc v il = 0v, f = 1 mhz i i/o = 0 ma
a625308 series preliminary ( december , 2000, version 0. 2 ) 4 amic technology , inc. dc electrical characteristics (continued) symbol parameter a625308 - 70l a625308 - 70s unit conditions min. max. min. max. i sb supply current - 3 - 2 ma ce = v ih i sb1 standby power - 100 - 25 m a ce 3 vcc - 0.2v v in 3 0v v ol output low voltage - 0.4 - 0.4 v i ol = 2.1ma v oh output high voltage 2.4 - 2.4 - v i oh = - 1.0ma truth table mode ce oe we i/o operation supply current standby h x x high z i sb , i sb1 output disable l h h high z i cc , i cc1 , i cc2 read l l h d out i cc , i cc1 , i cc2 write l x l d in i cc , i cc1 , i cc2 note: x: h or l capacitance (t a = 25 c, f = 1.0 mhz) symb ol parameter min. max. unit conditions c in * input capacitance 6 pf v in = 0v c i/o * input/output capacitance 8 pf v i/o = 0v * these parameters are sampled and not 100% tested.
a625308 series preliminary ( december , 2000, version 0. 2 ) 5 amic technology , inc. ac characteristics (t a = 0 c to +70 c, vcc = 5.0v 10%) symbol parameter a625308 - 70l/70s unit min. max. read cycle t rc read cycle time 70 - ns t aa address access time - 70 ns t ace chip enable access time - 70 ns t oe output enable to output valid - 35 ns t clz chip enable to output in low z 10 - ns t olz output enable to output in low z 5 - ns t chz chip disable to output in high z - 25 ns t ohz output disable to output in high z - 25 ns t oh output hold from address change 5 - ns write cycle t wc write cycle time 70 - ns t cw chip enable to end of write 60 - ns t as address set up time 0 - ns t aw address valid to end of write 60 - ns t wp write pulse width 50 - ns t wr write recovery time 0 - ns t whz write to output in high z - 30 ns t dw data to write time overlap 30 - ns t dh data hold from write time 0 - ns t ow output active from end of write 5 - ns notes: t chz , t ohz and t whz are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
a625308 series preliminary ( december , 2000, version 0. 2 ) 6 amic technology , inc. timing waveforms read cycle 1 (1) t rc t aa t oh address d out t ohz 5 t chz 5 t ace t clz 5 t olz 5 t oe ce oe read cycle 2 (1, 2, 4) t rc t oh t aa t oh address d out
a625308 series preliminary ( december , 2000, version 0. 2 ) 7 amic technology , inc. timing waveforms (continued) read cycle 3 (1, 3, 4) t clz 5 t ace t chz 5 ce d out notes: 1. we is high for read cycle. 2. device is continuously enabled, ce = v il . 3. address valid prior to or coincident with ce transition low. 4. oe = v il . 5. transition is measured 500mv from steady state. this parameter is sampled and not 100% tested. write cycle 1 (6 ) (write enable controlled) t wc address ce d in t ow 7 t dh t dw t whz 7 t wp 2 t as 1 (4) t cw 5 t aw t wr 3 we d out
a625308 series preliminary ( december , 2000, version 0. 2 ) 8 amic technology , inc. timing waveforms (continued) write cycle 2 (6) (chip enable controlled) t wc address ce d in t dh t dw (4) t cw 5 t aw t wr 3 we d out t whz 7 t wp 2 t as 1 notes: 1. t as is measured from the address valid to the beginning of write. 2. a write occu rs during the overlap (t wp ) of a low ce and a low we . 3. t wr is measured from the earliest of ce or we going high to the end of the write cycle. 4. if the ce low transition occurs simultaneously with the we low transition or after the we transition, outputs remain in a high impedance state. 5. t cw is measured from the later of ce goi ng low to the end of write. 6. oe level is high or low. 7. transition is measured 500mv from steady. this parameter is sampled and not 100% tested.
a625308 series preliminary ( december , 2000, version 0. 2 ) 9 amic technology , inc. ac test conditions input pulse levels 0v, 3.0v input rise and fall time 5 ns in put and output timing reference levels 1.5v output load see figure 1,2 30pf * * including scope and jig. c l * including scope and jig. i/o +5v 990 w 1800 w 5pf * c l i/o +5v 990 w 1800 w figure 1. output load figure 2. output load for t clz t olz , t chz , t ohz , t whz , and t ow data retention characteristics (t a = 0 c to 70 c) symbol para meter min. max. unit conditions v dr vcc for data retention 2.0 5.5 v ce 3 vcc - 0.2v l version 50 * i ccdr data retention current s version - 10 ** m a vcc = 3.0v, ce 3 vcc - 0.2v v in 3 0v t cdr chip disable to data retention time 0 - ns t r operation recovery time 5 - ms see retention waveform * a625308 - 70l i ccdr : max. 20 m a at t a = 0 c to +40 c ** a6253 08 - 70s i ccdr : max. 3 m a at t a = 0 c to +40 c low vcc data retention waveform vcc t cdr v ih 4.5v t r v ih 4.5v data retention mode v dr 3 2.0v ce 3 v dr - 0.2v ce
a625308 series preliminary ( december , 2000, version 0. 2 ) 10 amic technology , inc. ordering information part no. access time (ns) operating current max. (ma) standby current max. ( m a ) package a625308m - 70l 70 100 28l sop a625 308m - 70s 70 25 28l sop a625308v - 70l 70 100 28l tsop (forward) a625308v - 70s 70 25 28l tsop (forward) a625308r - 70l 70 100 28l tsop (reverse) a625308r - 70s 70 70 25 28l tsop (reverse)
a625308 series preliminary ( december , 2000, version 0. 2 ) 11 amic technology , inc. package information sop (w.b.) 28l outline dimensions unit: inches /mm 1 e h l l 1 c 14 see detail f detail f b 15 28 a 1 a 2 a s d seating plane d y e y q dimensions in inches dimensions in mm symbol min nom max min nom max a - - 0.112 - - 2.85 a 1 0.004 - - 0.10 - - a 2 0.093 0.098 0.103 2.36 2.49 2.62 b 0.014 0.016 0.020 0.36 0.41 0.51 c 0.008 0.010 0.012 0.20 0.25 0.30 d - 0.713 0.728 - 18.11 18.49 e 0.326 0.331 0.336 8.28 8.41 8.53 e 0.044 0.050 0.056 1.12 1.27 1.42 h 0.453 0.465 0.477 11.51 11.81 12.12 l 0.028 0.036 0.044 0.71 0.91 1.12 l 1 0.059 0.067 0.075 1.50 1.70 1.91 s - - 0.047 - - 1.19 y - - 0.004 - - 0.10 q 0 - 8 0 - 8 notes: 1. the maximum value of dimension d includes end flash. 2. dimension e does not include resin fins. 3. dimension s includes end flash.
a625308 series preliminary ( december , 2000, version 0. 2 ) 12 amic technology , inc. d 1 e e d l a a 2 c detail "a" d y detail "a" s a 1 b 28 15 1 14 q package information tsop 28l type i (8 x 13.4mm) outline dimensions unit: inches/mm dimensions in inches dimensions in mm symbol min nom max min nom max a - - 0.049 - - 1.25 a 1 0.002 - - 0.05 - - a 2 0.037 0.039 0.041 0.95 1.00 1.05 b 0.007 0.009 0.011 0.17 0.22 0.27 c 0.005 - 0.008 0.12 - 0.21 e 0.311 0.31 5 0.319 7.90 8.00 8.10 l 0.012 0.020 0.028 0.30 0.50 0.70 d 0.520 0.528 0.536 13.20 13.40 13.60 d 1 0.461 0.465 0.469 11.70 11.80 11.90 e 0.022 bsc 0.55 bsc s 0.017 typ 0.425 typ y - - 0.004 - - 0.10 q 0 - 5 0 - 5 notes: 1. the maximum value of dimension d 1 includes end flash. 2. dimension e does not include resin fins. 3. dimension s includes end flash.


▲Up To Search▲   

 
Price & Availability of A625308-L

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X